Part Number: LMK61E2EVM
Can you please confirm that the above configuration is valid and can be made using TI parts.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Shikhar Makhija1:
LMK61E2 can generate a 10 MHz that is compatible with LMK01000 input.
LMK01000 can generate 3x 5 MHz that are compatible with LMX2581 input.
LMX2581 can generate 2x differential pairs. So you can technically generate 4 single ended sine wave outputs. However, RFoutA+ and RFoutB+ will be in one phase and RFoutA- and RFoutB- will be in the same phase.
1000 MHz, 2000 MHz, 3000 MHz are all possible.
In reply to Vibhu Vanjari:
I was trying a tunable freq configuration using LMX2581. Is the following configuration correct.
Can you confirm that the 500-600 MHz tunable frequency is input from the RFin path.
If so, yes this is okay. Additionally it would be best to make use of the highest phase detector frequency possible and avoid using a fractional PLL for best phase noise.
For example taking an input of 200 MHz from a LMK6xxx oscillator would be best to match say a 600 MHz Fin divided by 3 and maximizing the phase detector frequency.
For most inputs from the first LMX2581 the second LMX2581 can generate a 100 MHz output. There can be cases where there will be a ppb error on the LMX2581. I would say this is negligible.
Thanks for the reply. Understood.
What if I have the 2 RF outputs (4 pins) of LMX2581 linked as tunable frequency. Say both 500-600 MHz. I require 3 pins for the tunable frequency range. Can I use the last pin to drive the other LMX2581, with a fixed frequency of say 100 MHz, again single output.
My broad question is can a tunable frequency output/pin of a PLL can be used to drive another PLL? The above case is just an example. It could be possible that the range of tunable frequency is greater than the lock range of the second PLL. In that case can I drive the second PLL?
In general what is the rule for a device to drive a PLL or PLL+VCO? The driving frequency first device should just be in the range of the input range of second device? Or you need to be driven by some multiple only?
The driving frequency must be in the input frequency range of the second device.
Typically, regardless of what the input frequency is a fractional PLL can be used to generate the output frequency necessary. In cases where the PLL / PLL+VCO device does not have a fractional N-divider and can only use an integer N divider, the output frequency must be related to the input frequency.
Input frequency / R divider * N divider = VCO frequency = output frequency
Input frequency / R divider = Phase detector frequency = VCO frequency / N divider
If there is an output divider that can be used then the first equation is modified:
Input frequency / R divider * N divider = VCO frequency = output frequency * output divider
In an integer PLL the N divider is an integer.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.