This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK05318: Phase disturbance on Hitless Switch

Part Number: LMK05318

Can you advise me my question bellow:

On the chapter “2.2 Hitless Switching with Phase Cancellation” of the application Report
SNAA314–April 2018, it is insisted that the Phase disturbance on Hitless Switch is approximately
210 degrees.
How do you translate 210 m-Digress to pico-seconds?

The output frequency is 10 MHz So, the period of clock is 100 ns.
Time disturbance = 100 ns * 0.21 /360 ?

Mita