This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK04832-SP: Guidance on minimum Vod for Clock Outputs in LVDS mode

Part Number: LMK04832-SP
Other Parts Discussed in Thread: LMK04832

Hi experts

For LVDS Clock Outputs, only a typical Vod is listed in the datasheet. Is there any guidance on the minimum Vod to expect so I can be sure it will meet the requirements of the LVDS inputs on the FPGA I am using?

Thanks!

Jim B