We're using the CDCM61004 to provide (3) separate DDR4 input clocks to a Kintex Ultrascale device. We'd like to use the OSC_OUT line as the main clock input to the FPGA.
The datasheet references using OSC_OUT to "monitor proper loading of the input crystal". We are currently routing it as a clock line; is there any issue with this?