Regarding the Output Enable Times (spec shown below):
Will this “eat” up clock cycles even if the OE pin is always pulled high via pull-up resistor to VCC on power-on?
Thank you!
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Cassidy,
t1G_ON/OFF will occur each time it is triggered. If the OE is always pulled high, then the 5 cycles for t1G_ON will only take place once upon power on.
Regards,
Jennifer
Does the statement you make apply when the enable is pulled high/powered-on long before the input has begin toggling?
We can't lose clock cycles as this is used for a communication protocol clock.
Would we lose any clock cycles under the following scenario:
Thank you!
Hi Cassidy,
OE depends on CLKin. If there is no CLKin, then t1G_ON won't occur until there is a CLKin signal.
1. No.
2. No.
3. Yes. t1G_ON will take place when CLKin start toggling. After that time, the outputs will output a signal.
Regards,
Jennifer