This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK04616: jitter in clock distribution mode

Part Number: LMK04616


I'm looking for the jitter and phase noise characteristics of the device when used in clock distribution mode, ie. bypassing PLL1 and PLL2. I only found those characteristics for the dual PLL mode, §7.12 of the datasheet. Did I miss something? Thanks in advance.

Kind regards,