I can not find the input clock requirements in the data sheet. Is there a jitter or other similar requirement on the OSCin clock input?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
the input requirements are shown in table 6.5:
Jitter is not directly a requirement on the input side. If you have your input jitter/phase noise profile, you can use PLLatinum Sim to calculate loop filter components and output phase noise performance.