• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 216 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCV304: INPUT CLOCK AT 3.3V , BUT vdd is at 2.5V and output clk signals are also at 2.5V ll it work

Indrajeet Pramanik
Prodigy 10 points
Part Number: CDCV304
Other Parts Discussed in Thread: LMK00804B

Hi, I have an CLK input to CDCV from an Oscillator which is operating at 3.3V , the VDD connected to CDCV buffer is 2.5V which gives 2 clk output out of 4 at 2.5V level ,ll this work or cause an issue.

Need support on this issue 

  • 0
    TI__Genius 11080 points

    Hi, 

    It is recommended to keep the input signal less than or equal to VDD, and the device is rated for the input to be VDD + 0.5 V (3V in this case) at the most. I would recommend supplying the CDCV304 with a 3.3V supply, or using a level translator such as the LMK00804B if you are looking to reduce the swing from the oscillator to 2.5 V. 

    Regards, 

    Connor