l have three questions now.
Q1:About he working mode of CDCI6214, when EEPROMSEL and REFSEL are tristated,the chip is on the fall back mode .What lknow about it is that on this mode , we can program the chip by i2c. However,What l do not know is that, on this mode,can this chip work with the output signal which we want? To speak another way, is tis mode specially used just for programming by serial i2c interface? or it can be also used for normal operating conditions ? which means we can get the output signal with the frequency we want(P.S.:What l understand is that the chip has two conditions : programing condition and normal operating condithion mentioned above.)
lf it can be also used for nomal operating conditons, then, on this mode, is eeprom used? And , on this mode,what is the ref input signal? As l Know, REFSEL high and REFSEL low both indicate one kind of ref input signal.So, on this mode ,what about the ref input signal?
Q2: Our initialization and configuration procedure is:
(1): set REFSEL and EEPROMSEL MID(get rid of the pull down resistor) , power on , reset delay release.
(2): program the register(not eeprom) from 0x44 to 0x00(ignore some registers,all bits of which are reserved)
(3):accordng to the datasheet,we do the following point 2 to point 8(highlighted in the following picture)
(4) power dowm , set RESEL and EPROMSEL low(use the pul down resistor), power on , we think it should work on the normal operating condition.
l want to ask : is our procedure correct?
Q3:When it is on the fall back mode, we pocgram all the registers we need to conigure(I can successfully readback the value l have written into the register), and unok the eeprom and start the commit operation according to the point 4 and point 5, after doing this, we force a crc update, and then readback crc, but by internal ila of FPGA,l see the read back crc value contains 0x0000 all the time, what is the problem?