This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVP111-SP: cdclvp111-sp

Part Number: CDCLVP111-SP
Other Parts Discussed in Thread: CDCLVP111,

According to the CDCLVP111-SP datasheet, the input differential voltage must be between 0.5V(min) and 1.3V(max).  However, when a PECL driver is interfaced to CDCLVP111 in AC-coupled mode, the driver's output differential voltage nearly doubles at the input of CDCLVP111 violating the input voltage requirement.  In other words, the driver output voltage (800mV) before the AC-coupled capacitors meets the CDCLVP111-SP input voltage requirement in DC-coupled mode, but not after the capacitors (in AC-coupled mode) which shows the differential input voltage of 0mV for logic 0 and 1.6V for logic high.  Doesn't this (1.6V) violate the VID of 1.3V(max).  Please advise.