• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 167 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK00334-Q1: Cascaded LMK00334

George Huang
Prodigy 240 points
Part Number: LMK00334-Q1
Other Parts Discussed in Thread: LMK00334

Hello,

Can you please confirm:

1) No concern needed to have two or three cascaded LMK00334 for the PCIe Gen2 clock distribution;

2) between two cascaded LMK00334, the output to input termination should follow DC coupling as per DS "Figure 9-6. HCSL Operation, DC Coupling".

Thank you,

George Huang

  • 0
    TI__Expert 8231 points

    George,

    1) There would be no concern other than the additive jitter and propagation delay.  We have other buffers for PCIe distribution with more outputs that would be a better solution, unless you need the automotive grade -Q1.

    2) For the cascaded input to the LMK00334, yes use DC coupling as shown in the datasheet.

    Regards,

    Will