This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE6214-Q1: Clock & timing forum

Part Number: CDCE6214-Q1


About power up sequence of CDCE6214TWRGERQ1, it is described in the  datasheet as below, If the power up sequence is opposite(apply VDDREF last), is there any sideeffect on power crosstalk?

In our application, we apply VDDO_12=VDDO_34 (3.3V) first, then apply VDD_REF=VDD_VCO(1.8V), and find the 3.3V can cause crosstalk to 1.8V power.

Is it normal for the IC?

Best regards,

  • Ying,

    It is important to power up the digital block of the device before (or at the same time as) the output supplies for proper device function. There is the possibility of leakage from the VDDO to the VDD pins if not powered with the sequence outlined in the datasheet.