• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 121 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVP1102: Does this fanout buffer require any specific Duty cycle

Nathan Baltz
Prodigy 40 points
Part Number: CDCLVP1102

Tool/software:

Hi, 

Does the CDCLVP1102 require any duty cycle for the input? Can it be used for example for PPS (Pulse Per Second) applications where the duty cycle might typically be like 0.002%.   

Thanks, 

  • 0
    TI__Mastermind 24921 points

    The device can work with a lower duty cycle than 50% for the input clk however the electrical characteristics in the DS are specified for a 50% duty cycle input so you may not achieve DS level performance if utilizing a input clk whose duty cycle isn't 50% 

    Regards, 

    Vicente