• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 199 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMX2615-SP: Using the RFOUTA/B as LVDS input to FPGA

Randall Oey
Prodigy 20 points
Part Number: LMX2615-SP

Tool/software:

I'm looking in using the RFOUTA/B as an LVDS clock between 150MHz - 350MHz as an input to FPGA pins.

Looking at the datasheet and trying it out on the Eval board, the output differential levels is too high for LVDS. Are there suggestions to do this?

  • 0
    TI__Guru** 103820 points

    Hi Randall,

    We can use the OUT_PWR register to adjust output voltage swing. As far as I can remember, the smaller the voltage swing, the higher the common mode voltage. So DC-couple to the FPGA may not be possible. AC-couple is fine, especially when the FPGA has internal termination and biasing. If there is no biasing and termination at the FPGA input, then we will need to use resistors to setup the bias and termination.