Tool/software:
Hi,
I have a few questions regarding LMK03318 and the evaluation board:
- Does VDDO for the clock outputs need to be 1.8V for LVCMOS? Or, will the output be automatically on 1.8V even if VDDO is 3.3V? I plan to have some outputs be 3.3V LVPECL and some outputs be LVCMOS.
- Is it recommended to have separate bypassing for the different output banks? I think the EVM does it this way.
- On the EVM there are several instances of 0 Ohm resistors. Does the LMK need them, or, are the 0Ohms present for disabling something on the board, if needed?
- If I need to disable an output on the fly, can the power to the VDDO for that output be disabled? I am looking for a way to avoid re-programming to disable an output.
- Is the momentary push button on GPIO0 on the EVM for the output sync capability?
- Are ferrite beads needed on the LDOs for VDD and VDDO as implemented on the EVM?
Thanks,
Prasoon