TI E2E support forums
Search
User
Site
Search
User
E2E™ design support >
Forums
Amplifiers
API solutions
Audio
Clock & timing
Data converters
DLP® products
Interface
Isolation
Logic
Microcontrollers
Motor drivers
Power management
Processors
RF & microwave
Sensors
Site support
Switches & multiplexers
Tools
Wireless connectivity
Archived forums
Archived groups
Technical articles
TI training
Tech days
Online training
Live events
Power Supply Design Seminar
Getting started
简体中文
More
Cancel
Clock & timing
Clock & timing forum
Mentions
Tags
More
Cancel
Ask a related question
What is a related question?
A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
Ask a new question
Ask a new question
Cancel
State
Replies
1 reply
Subscribers
21 subscribers
Views
228 views
Users
0 members are here
LMK5B33216
Wired networking
Support feedback
Options
Tags
More
Cancel
Options
Share
More
Cancel
Related
[FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?)
Jennifer Bernal
Genius
17045
points
Part Number:
LMK5B33216
[DPLL Training Slides]
The What-How of TI DPLLs_share, e2e.pdf
1 month ago
0
Timothy T
1 month ago
TI__Mastermind
28590
points
Covers topics such as...
Basic overview of APLL
Basic overview of DPLL.
How the TI DPLL works by modulating the APLL numerator.
DPLL comparison (LMK5xxxxx) to Jitter cleaners (LMK04xxx).
Frequency stability intro
Basic coverage of features such as
Cascading PLLs for to support frequency lock of non-integer related clocks (like a fractional divider)
Zero delay mode (ZDM). Programmable offset phase determinism
DPLL reference "Input validation"
Holdover
Hitless switching.
APLL and DPLL DCO
Clock output formats
Advanced topics
Measuring phase error from TDC
Measuring loop back time
Measuring input reference PPM
73,
Timothy
Cancel
Up
0
True
Down
Cancel