This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMX2430 Phase Noise simulation using Clock design tool

Other Parts Discussed in Thread: LMX2430

Dear Team,

My customer wishes to simulate the LMX2430 at the far offsets.

It seems like the noise model on the 'Clock design tool' is not defined for the far offsets and linearly decreases to -inf.

Can you please advise on how we should simulate this PLL ?

Best regards,