Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK61PD0A2: layout question

Part Number: LMK61PD0A2

Hi Team,

Customer wants to know about OSC layout.

Is it good to place a big, continuous ground plane under the LMK61?

Thanks!

Andrew

  • A solid reference/ground plane is necessary to maintain proper controlled impedances (50-ohm Zo or 100-ohm Zo-diff) for the output clock traces.

    Also, the datasheet layout guidelines recommends multiple ground traces and ground vias connected from Pin 4 (GND) to PCB ground layers for good thermal & electrical performance.

    Regards,
    Alan