• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 20 subscribers
  • Views 509 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE62005: Schematics review and register value for CDCE62005RGZT in both manual and automative mode

BALVAN SINGH
Prodigy 130 points
Part Number: CDCE62005
Other Parts Discussed in Thread: DAC3282

Hi Texas Team
We are using CDCE62005RGZT in our design. The primary reference clock is 25MHz which coming from FPGA. We have also given the option for a secondary reference clock from a crystal oscillator TXETCLSANF-25.000000. We are not using output channel 1(U0N, U0P). Output channel (U1N, U1P)for DAC3282 @LVPECL clock 210 MHZ.Output channel (U2N, U2P)for ADS5482IRGCT@LVDS clock 105 MHZ.Output channel (U4N, U4P)for Xilinx FPGA @lvds clock 105 MHZ.What is the design issue we have to take care of? And what is the register value for PLL lock? I am finding it very difficult to generate register value from the software tool. Can u provide that? I need the Register value for both Manual mode and automotive mode. I have tried from software but the PLL lock issue still there. I am attaching the schematics file for detailed review. Please suggest any valuable review points in the schematics file.
Thanks and Regards
Balvan Singh

R&D Engineer(Hardware)
Phone: 918683919824

  • 0
    TI__Mastermind 18070 points

    Hi Balvan,

    You can do File -> Save as to export the register values in hex format.

    R8[6] reflects PLL_LOCK pin status as shown in datasheet table 48.

    Please make sure that Power_down pin and SYNC pin are high. You can start with the default configuration in the software and see if you can get the PLL to lock.

    Regards,
    Hao

  • 0 in reply to Hao Z
    Prodigy 130 points

    Hi Hao Z

    I have checked ,Power_Down and Sync pin both are high . But R8[6] is low . 

    I am using Following Register value 

    REGISTERS
    0 68400320
    1 81860320
    2 EB060300
    3 680A0300
    4 EB060310
    5 10041BF0
    6 C60E0CF0
    7 BD887BF0
    8 80001808

    PORTS
    0 DD
    1 EB
    2 DF
    3 F9

    INPUTS
    PRI 25
    SEC 19.2
    AUX 0

    In TCL it is showing around same output frequency which we desired. PLL lock Led Glow initially but after some time PLL locked Led doesn't Glow. Its intensity also reduces as time progress. 

    Please suggest any changes in register Value so that PLL lock Led's intensity doesn't reduce and Glow regularly.

    Thanks & Regards ,

    Balvan Singh

  • 0 in reply to BALVAN SINGH
    TI__Mastermind 18070 points

    Hi Balvan,

    Please check below items:

    1. Manually select PRIREF (instead of auto-select)

    2. Re-calculate loop filter values (tools -> loop filter) so that there're no warnings.

    3. For sanity check, start with the default configuration (tools -> go default) and go from there.

    Regards,
    Hao

  • 0 in reply to Hao Z
    Prodigy 130 points

    Hi Hao

    Thank you for support.

    Now Issue has been resolved.

    Regards

    Balvan Singh