• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 17 subscribers
  • Views 60 views
  • Users 0 members are here
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

LMK05028: PLL performance

LMK05028: How to reset DPLL

Takumi Suzuki1
Mastermind 7690 points
Part Number: LMK05028

Hi,

I would like to ask you a question about PLL reset as below.

Is it possible to reset PLL(DPLL) under the "Lock" condition?

My customer is considering to reset the PLL(DPLL) in case of occurring somthing error by external noise.

I am very happy if you let me know how to reset the PLL.

Thank you and Best Regards,

  • 0
    TI__Expert 4330 points

    Hello,

    Are they hoping for the chip to simply re-lock? You've mentioned PLL which I take to mean APLL, but then in parenthesis you have DPLL, so which one are they trying to reset? Is there any output / performance / behavior that's required in between / during ?

    There's a software chip reset bit which by toggling it essentially powers down the whole chip and powers back up immediately and relocks. Soft-reset chip can easily be found on TICSpro (it's part of the menu options on top) and you will find the register I2C transactions in the dialog box there as well - it's a toggle of R12[7], set to 1 and then clear to 0.

    This will cause the chip reset and relock all loops. During this time, no output clocks are present obviously.

    Similar behavior can be achieved through pin rather than software - by toggling the PDN pin.

    Thanks and regards,

    Amin

  • 0 in reply to Amin Eshraghi
    Mastermind 7690 points

    Hi,

    Thank you for your reply and sorry for lack of the information.

    The PLL I mentioned means both "DPLL" and the customer would like to do "simply re-lock".

    Do you know the way to do re-lock both DPLLs?

    Thanks for your support,

  • +1 in reply to Takumi Suzuki1
    TI__Expert 4330 points

    R12[7] resets the whole chip - so both DPLLs / APLLs will have to relock.

    Amin

  • 0 in reply to Amin Eshraghi
    Mastermind 7690 points

    Thank you for your reply, Amin-san.

    I understood.

    Best Regards,


All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. TI, its suppliers and providers of content reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

TI Worldwide | Contact Us | my.TI Login | Corporate Citizenship

TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs and
embedded processors, along with software, tools and the industry’s largest sales/support staff.

© Copyright 1995- Texas Instruments Incorporated. All rights reserved.
Trademarks | Privacy Policy | Terms of Use