LMK04832: SPI CS/n minimum high time

Part Number: LMK04832

Figure 6-7 of the datasheet shows the SPI timing diagram. There is a a specification for t(CH) where the CS/n goes high.

After the CS/n goes high at this point in the diagram, what is the minimum time that CS/n has to stay high before another transaction can occur on the same device?