• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 21 subscribers
  • Views 485 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE6214: output to a SN65MLVD206 - M-LVDS vs LVDS/LP-HCSL/LVCMOS

Lenio Cacula
Genius 16280 points
Part Number: CDCE6214
Other Parts Discussed in Thread: SN65MLVD206

Would any of the *pin* configurations of the CDCE6214 make it compatible with multi-point LVDS such as SN65MLVD206? The SN65MLVD206 is on the receiving side of the clock signal. The frequency is 38.4MHz and the cable length is 3 meters.

Thank you!

  • 0
    TI__Mastermind 18070 points

    Hello,

    All the output frequency or format configurations need to be programmed through I2C. The device can be also be pre-programmed with EEPROM so that it can power up with desired configurations.

    Regards,
    Hao

  • 0 in reply to Hao Z
    TI__Genius 16280 points

    Hao,

    thanks for the reply.

    That is not my question. I need to understand whether any of the protocols available to CDCE6214 (LVDS-like, LP-HCSL or LVCMOS) are compatible with M-LVDS of the SN65MLVD206. While inspecting the datasheets, I'm a bit concerned with the voltage swings and common modes, and would like to confirm whether it is safe to recommend a connection between the CDCE6214 and SN65MLVD206.

  • +1 in reply to Lenio Cacula
    TI__Mastermind 18070 points

    Hi Lenio,

    If the cable insertion loss is known, then the clock amplitude at the receiver end can be calculated. Looking at the datasheet spec lines, the CDCE6214 LVDS swing and common mode are slightly higher than the input requirement for the line driver. It doesn't seem like a problem to me, but you can double check with the line driver group.

    Regards,
    Hao