Question: The CDCM61004 Datasheet states on page 20: "for proper operation, the LVCMOS reference should be available and fairly stable by the time the power supply voltages or the RSTN pin voltage on CDC... reaches 2.27V."
--> What does the word stable mean?
Answer: Upon releasing reset the device goes into a self-calibration routine for the crystal input stage. In order to make this stage accept a clock reference input signal instead, the clock signal must be valid and within range at the time when the device goes into the calibration routine. If the Reference Clock signal is not available during the time of calibration, the self-calibration will fail and cause the device to malfunction until the next reset cycle. Hence the LVCMOS input clock signal needs to be running with full signal amplitude and with a clock frequency within a few hundred ppm of the target frequency.”
NEW: An application to this topic was posted and can be found at:
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.