This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC39J82: Clock & timing

Part Number: DAC39J82
Other Parts Discussed in Thread: LMK04832


We have used LMK04832NKDT for generation of JESD204B clocks and sampling clocks  for DACs and Xilinx MPSoC PL MGT.
Schematic design has been attached, please provide your feedback.

Design use details:

  1. All DACCLKP/N - AC coupled, LVPECL, 2520MHz
  2. MGTREFCLKnP/N - In the range of 150 - 200MHz
  3. PL_LMK_DEVCLK_P/N - In the range of 150 - 200MHz
  4. PL_LMK_SYSREF_P/N - In the range of 10 - 20MHz
  5. All SYSREFP/N - Set as per lane rate and system clock frequencies, AC coupled and option for DC coupling, LVPECL(AC coupled) LCPECL (DC coupled), <20MHz
  6. LMK Clock In 1 - 360MHz
  7. LMK Clock In 0 - 360MHz