This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS1256: Final SCLK falling edge command to first SCLK rising edge

Part Number: ADS1256
Other Parts Discussed in Thread: ADS124S08

Hi, 

I just would to know what would be the equivalent of timing t11 : Final SCLK falling edge of command to first SCLK rising edge of next command (ADS1256)

on the ADS124S08 ?

From my reading of the spec ADS124S08 ... this would be th(SCDR) = 28 tclk on Figure 6 - Page 16

Is my assumption correct ? Thank you in advance

  • Hi Cyril,

    Since you asked a similar question previously, I would consider writing new firmware for the S08 instead of trying to adapt the ADS1256. These devices have different SPI interfaces, and the timing requirements are very different as well (in terms of what needs to be considered as well as the timing itself). I think you might run into more problems trying to adapt one ADC to another. I know this is not a very palatable solution, but it will probably be better in the long run

    On the S08, there is no need for delays between commands, per the image below. The time th(SCDR) only applies when reading back data without using the RDATA command.

    -Bryan