This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC32RF45: CMOS SYNCB prevents SDOUT from working

Part Number: ADC32RF45

I am using ADC32RF45 on a board of my own design. I would like to use the single ended SYNCB signal to pin 63.

When I write Jesd Digital page register 6036h to the value 40h to assert the CMOS SYNCB setting, then I can no longer complete SPI reads from the ADC. I have probed the SDOUT pin and observed no activity. When I set that register back to 0h, SDOUT starts working again.

I do not observe this behaviour when I set that bit high for register 7036h.

What could be causing this problem?

  • Hi John,

    Give me a few days to work on this. I am talking to the design team to see if they have any thoughts.

    Can you please share your schematic with us? That may help us debug the issue.



  • Hi Rob,

    Here is the schematic page for the ADC32RF45 in my design.

  • Hi John,

    The necessary SPI sequence to enable CMOS sync is:

    1. Access the page 0x690000

    0x4001 0x00

    0x4002 0x00

    0x4003 0x00

    0x4004 0x69

    2. Keep CH=1, and set bit <6> of reg 0x36, and bit <0> of reg 0x3C to '1'.

    0x7036 0x40 // bit <6>

    0x703C 0x01 // bit<0>


    Device detects SYNC request at pin# 63 with logic threshold of 600mV ( logic 0 upto 600mV, logic 1 for 600mV to 1.8V).

    NOTE : You don’t need to write into the 6036 (register address)



  • Hello Vijay, 

    This resolves the SDOUT problem, by simply not writing that bit high in register 0x6036.

    As I study the datasheet further (version SBAS747C – MAY 2016 – REVISED DECEMBER 2016), I find that it is inconsistent. I had been thinking that the JESD digital page registers with addresses 0x60.. where for channel A (CH bit is low), and registers with addresses 0x70.. were for channel B (CH bit is high) as desribed in Table 27. However in text on pages 62 and 63, and in Figure 123 the opposite states for the CH bit are described.

    Should CH bit be high or low for accessing channel A?

  • Hi John,

    For JESD digital page channel selection, CH=0 selects channel B and CH=1 selects channel A. What's given in Figure 123 is correct.

    But Table 27 is incorrect regarding this. We will update this in the next revision of the datasheet.