This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS8353: ADS8353 SPI timing

Part Number: ADS8353
Other Parts Discussed in Thread: ADS7853

Hi Expert ,

Good day!

I want to confirm the ADS8353 SDO timing , base on the timing diagram in the page 41 of datasheet , 

The D15 is sent out from the No.17 falling edge , but in the description and table 14 , the D15 is sent from the NO.16 falling edge , could you help me to confirm which on is correct.

BR,

Leon.liu

  • Hello Leon,

    Thank you for your post.

    The ADS7853 launches new data on the SCLK falling edge. You can confirm this by the timing specification tD_CKDO, which is the time from SCLK falling edge to new data valid. Table 14 indicates which falling edge launches the each data bit on SDOx.

    The host controller is expected to read the data on the opposite SCLK rising edge. Therefore, I believe Figure 32 is misleading. The data should be shifted one-half clock period to the left to show data changing on the falling edge and data latched on the rising edge.

    Regards,

    Ryan