• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 108 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS54J66: Termination requirement for SYNCbAB & SYNCbCD

Vigneshwar Raj
Prodigy 245 points
Part Number: ADS54J66

Hi

Let me Know the termination required for SYNbAB & SYNbCD pins.

Datasheet recommends to provide termination and also in Figure 144. Application Diagram for the ADS54J66, it is mentioned to provide 1.2V.

Kindly provide the value of  termination and also give confirmation whether to provide supply of 1.2V.

Regards

Vigneshwar Raj

  • 0
    TI__Guru* 91947 points

    Vigneshwar,

    Since SYNC is basically a DC signal, termination is not required. I would suggest driving this as 1.2V LVDS if possible. FPGA's usually have LVDS output buffers with programmable differential output voltage (VOD ). Set this so that you are within the range of the ADS54J66 data sheet.

    Regards,

    Jim