• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 152 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

ADC3664: Default output format and wire configuration

ADC3664: ADC3664 architecture

Steven Sim
Prodigy 65 points
Part Number: ADC3664

Hi Team,

We're selecting one 100MSPS ADC, the preferred part is AD3664. but in d/s, it is said this ADC architecture is SAR NOT pipeline, may I know why SAR ADC can support such high sample rate? my concern is that if this has crosstalk issue (high SAR rate) and stability issue (capacitor stability in high rate)? thanks.

best regards,

Sim 

  • 0
    TI__Expert 3855 points

    Hi Sim,

    you are correct, the ADC3664 is a high-speed SAR ADC. It is designed in a lower geometry CMOS process which enables faster clock rate with high SNR at very low power consumption. Added benefit is the low latency. We have not experienced any (internal) cross talk or stability issues as you can see from the characterization information in the data sheet. Please let us know if you have any further questions for us or would like to see any custom measurements not covered in the data sheet. 

    Best regards,

    Thomas Neu