could you share the ADC3643IRSBT source code for me,
I can't bulid the comm between ADC3643IRSBT & FPGA
Clock need any 1v apply to ADC3643IRSBT?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
The firmware TI has available is at the link above (https://www.ti.com/tool/TSW1400EVM). The TSW1400 uses the Altera Stratix IV FGPA and supports both LVDS and CMOS interfaces. The ADC3643 comes with a CMOS to LVDS interposer card that connects to the TSW1400 to support the CMOS DDR mode.
Here is the file with the register writes to configurate the part in DDR / 14bit / 65MSPS. You can download it from this link: