• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 166 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS1282: Amplitude of CLK input?

Stephen Karlsgodt
Prodigy 190 points
Part Number: ADS1282

If the ADS1282 is powered from 3.3V, what is the required amplitude of the CLK in. I will be using a 4.096MHz clock. I'm looking for a PLL to drive 3 of ADS1282 parts.

I can see on page 16 of the datasheet that the CLK pin input impedance is 55k ohms, but not other specs are given.

Thanks,

Steve

  • 0
    TI__Guru**** 168605 points

    Hi Steve,

    The amplitude of the CLK in would be governed by the Absolute Maximum Ratings section, table 5.1 on page 2 of the datasheet.  Logic high and low levels are specified in the Digital I/O section on page 4.

  • 0 in reply to Tom Hendrick
    TI__Guru**** 168605 points

    Hi Steve,

    I see that you were not happy with my answer to your query.  Can I ask for specific details on why that is the case?  The clock is one of the digital inputs and must be at 80% (minimum) of VDD to be considered valid.  So, with your 3.3V supply. the clock input needs to be at least  2.64V to be valid.