Dear Team,
In one of project We are using LM98640QML-SP ADC for Data Acquistion in which feeding 8MHZ I/P clock and we are using Quad lane mode & expecting 64MHZ LVDS TXclk from Output. But We are getting 154MHZ from TXCLK Pin.
But In Datasheet they mentioned that A differential clock is also output with rising edge transitions aligned within each data eye. Data rates for Quad Lane mode range from 40 Mbps, with a 5-MHz clock, up to 320 Mbps, with a 40-MHz clock.
we are configuring the spi registers also, and what SPI Configuration data is required to get the 64MHZ xclock from TXclk pin if i feed the 8 MHz I/P clock.
Is tbere any configuration settings ?
Thanks in advance
Saranraj R