• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 169 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC10080: Conversion Latency Inquiry

Renan Santos Adriano
Mastermind 19165 points
Part Number: ADC10080

Hello Team,

My customer would like to know if the conversion latency applies to all samples? Is there a latency of 6 clock cycles for every digitized output in relation to the corresponding input sample? Or is there an initial latency until the first valid sample and then no latency between sample at the input and the digitized output? In other words, can you explain the process of analog to digital conversion from input to output? For example, can you explain the path an input sample takes each clock cycle until it reaches it's digitized output ? Thanks

Regards,
Renan

  • 0
    TI__Intellectual 1180 points

    Hi Renan,

    The latency is always present inherently in the converter architecture. The latency merely means that the output data is 6 clock cycles ahead at any given point in time because that is how long the entire conversion process takes. See below screenshot taken from page 9 of the datasheet:

    Also see the functional block diagram, also from the datasheet, that outlines the various stages of this ADC's pipeline conversion process:

    Feel free to post a separate question if the customer has more specific questions about stages or latency.

    Thanks,

    Drew