• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 182 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DAC37J84EVM: JESD Interface

DAC37J84EVM: with a KCU105 development kit

Jonathan Navor
Expert 7795 points
Part Number: DAC37J84EVM
Other Parts Discussed in Thread: DAC37J84, , DAC38RF82

Hi Team,

Good day! Could you help us with our customer concern?

Here it is. I am not sure how I can use the DAC37J84 EVM. I noticed that there are four outputs on the EVM which can connect to the spectrum analyzer.

My question is can we use the FMC instead? What I mean is FMC works for both transmitting and receiving signals from the FPGA. I am now writing code to test the DAC performance. Therefore I need to send the generated output back to the FPGA to compare with the initial values.

Secondly, regarding this e2e-related link. We can't find the reference design zip file and source code for KCU105 DAC38RF82 841 JESD Reference Design User Guide.pdf. Kindly share if possible.

Thank you in advance.

Best regards,

Jonathan

  • 0
    TI__Mastermind 18145 points

    Jonathan,

    What the customer is describing is not possible using the DAC37J84EVM alone. It seems the customer is working to evaluate their FPGA's TX/RX rather than evaluate the DAC as they say. For this, they need to use a loopback card. I will get back to you with a recommendation for a loopback card sometime today.

    Alternatively, the customer can use an interposer FMC board allowing for two EVMs (one DAC EVM + one ADC EVM) to be connected through a single FMC port on the KCU105. This is because the KCU105 has one HPC (high density) and one LPC (low density) FMC connector. Typically on these development kits, all JESD SerDes lanes are routed only through HPC connectors. The customer could then transmit data from the FPGA to the DAC, sample the DAC output using an ADC, and then send the RX data back to the FPGA.

    The customer may find it useful to use our TI-JESD204-IP which provides designers with a customized reference design, specific to their device and operating mode, as well as specific to Xilinx FPGA/development kit. I will check on the DAC38RF82 reference design file for you as well. Stay tuned.

    Regards, Chase

  • 0 in reply to Chase W
    TI__Mastermind 18145 points

    Jonathan, 

    The loopback card that we use is the WHZ-FMC XM-107 (which comes with most Xilinx development kits)

    The firmware is available on the DAC38RF82 page, or alternatively here: https://tidrive.ext.ti.com/u/oTOyB5mzshqzM7IA/8d8dd930-93f3-4b62-9bd1-390fefdc748d?l 

    FYI, in order to use our TI-JESD-IP, the customer must first request access via this link: TI-JESD204-IP

    Regards, Chase