This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS54J40: Circuit verification for JESD204B Interface

Part Number: ADS54J40


I'm designing a circuit using ADS54J40 and FPGA.

I want to verify that the clock and data connection for the JESD204B interface is correct.

And I want to get the schematic verification for the analog path connected to the ADC.

Please refer to the attached block diagram.

How do I get verified? I would like to send my schematic separately.

CLK & JESD204B interface