• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 2 answers
  • Subscribers 47 subscribers
  • Views 182 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC3421-Q1: Frequency information for SYSREF pins.

Joselito Go
Expert 4740 points
Part Number: ADC3421-Q1

Hi Experts,

Good day.

I need your help with the frequency information for SYSREF pins.

What should be the required frequency?

Keep safe.


Regards,

Josel
  • 0
    TI__Mastermind 22060 points

    Hi Josel,

    It seems SYSREF section was left out of the datasheet here. This function should be the exact same as in the ADC3444 datasheet. Please refer the customer to section 9.3.2.1 Using the SYSREF Input for more details. The main idea is this SYSREF input will align the internal clock divider (if used). If the clock divider is set to divide-by-1, then SYSREF is not needed.

    Regards, Chase 

  • 0 in reply to Chase W
    TI__Mastermind 22060 points

    If single shot, it can be any frequency as the reset occurs on a low→high transition. If periodic, the SYSREF frequency MUST be an integer multiple of the divided clock's frequency.

    Regards, Chase