• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 164 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC8802: Specifications about DAC8802

Austin Do
Intellectual 2465 points
Part Number: DAC8802

Hello team,

My customer requested the additional specification which is not stated in datasheet.

Can you provide below information?

  • 10% to 90% settling time (input, output)
  • digital delay (= interface delay)
  • Spurious free dynamic range(SFDR)
  • Intermodulation distortion

Thanks.

Best Regards,

Austin

  • 0
    TI__Mastermind 34328 points

    Hi Austin,

    We have settling time and distortion speciifcation in the datasheet here:

    We do not have any characterization data for SFDR or intermodulation distortion specifically. 

    Are you using the device in asynchronous or synchronous mode? 

    These figures show the DAC update after an LDAC trigger. It looks to me like the delay is about 10ns from, the LDAC pulse high to the DAC output beginning to slew. If you are using synchronous mode then the LDAC pulse determines this delay. In asynchronous mode the 10ns delay would occur after the rising edge of CS. 

    Best,

    Katlynne Jones