Hi!
The ADC is configured with these values in the registers:
PD_CNTL = 0x00
SDI_CNTL = 0x00 (default SDI mode)
SDO_CNTL = 0x0F (external SCLK, SDR, Data are output on SDO[0..3], SDO follow the source-synchronous protocol)
DATA_CNTL = 0x00 (parity disabled)
PATN_LSB = 0x00
PATN_MID = 0x00
PATN_MSB = 0x00
We observed that if the parity isn't enabled, the ADC returns only 20 bits which isn't explain in the datasheet.
We also tried to reread the registers without success, the ADC read command isn't explain, what are we supposed to do after sending the RD_REG command ?
We tried:
maintain the CS low and send clock pulses : wrong value read
release and reactivate the CS and send clock pulses : wrong value read
Thanks for your help
Best regards