Hi,
I hooked up the board according to the user guide (page 11).
I feed a 25 Mhz clock to CLK2. The clock is generated from the PLL of a Stratix FPGA board.
The output from J5 is connected to a 200 MHz scope with 50 ohm termination.
I am expecting to see a 6.25 MHz sine wave, but what I saw is far from a sine function. It looks more like
that:
The frequency seems correct and the phase is quite stable.
Any suggestion?
Thanks!
J.W