This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS58C48 EVM software control

Other Parts Discussed in Thread: ADS58C48

Hi,

I'm using ADS58C48 EVM and ADS58C48 EVM software control. And I know I can configure ADC via software control.

But I have a problem, when I configure ADC via software control and I want to read back register configuration as written in SLAU313, it don't work.

best regards

  • Hi,

    I suspect the function to Read all registers has not been implemented yet.  I did not work on that EVM directly, but I know the basic framework of the SPI GUI software since I created similar GUIs for other ADC EVMs, and the readback function was not implemented at that time. For those, I made sure to note in the User Guide for the EVM that the readback function was not yet functional and was expected to be functional in a later revision of the software.  I do not see such a note in this User Gudie, but I suspect it should be added.  Readback is only currently active in the SPI GUI for our DAC EVMs and the AFE (ADC plus DAC, usually) EVMs.

    Regards,

    Richard P.

  • Hi Richard,

    Ok, I understand better now

    thanks for answer

    best regards

  • Hi,

    I don't understand exactly how ads58c48evm software work. The SPI signals are driven by the USB chip U6 normally, except signal USB_SDO because its resistor is DNI(Do Not Install). But I installed it and I try to read all regsiters but nothing happened. according to Richard's answer the function to Read all registers has not been implemented yet. I want to be sure to stop trying to use this function with ads58c48evm.

    thanks for your help


  • Hi,

    The read back function has not been implemented in the software yet, so installing the series resistor on the EVM for the data out signal will not make the readback function work. 

    When we do add the readback functionality to the SPI GUI and make it available for web download, it will be as a new revision number for the GUI.

    Regards,

    Richard P.

  • Hi Richard

    I am now fixed. I will use the USB to configure registers of the ADC, also I wondered in this case what is frequency of signal SCLK provided and if it provided by FT245RL or an oscillator on the map ads58c48 EVM. So I think writing a C program to read the signal sdout on the PC via USB , would you have examples of codes that can do similar things. Here is my email address in this case: arletteaffiavi@yahoo.fr

    thank you

    Regards.


  • Hi,

    When we use the FT245RL to access the SPI bus, we use the device is what is called a bit-bang mode.  That is, we send a list of vectors that manipulate three of the eight data lines on a clock by clock basis to create the SCLK, SDATA and SEN pattern necessary.  For each SCLK cycle we send three vectors that make the SCLK be LOW then HIGH then LOW.  The FT245 does this based on its own internal clock, and the SCLK only toggles when we are doing the bit-bang operation.  The rest of the time all eight of the general purpose IO pins of the FT245RL are static.

    Our SPI GUI was written in Labview, and accesses a .dll file that FT supplies.  You could certianly write software in any language you are comfortable with that will access the FT dll to access the device, and you could make the FT245RL read back the contents of the SDOUT pin.  We have done this for some of our data converter EVMs, but just not for this one yet.

    Regards,

    Richard P.

  • Hi Richards

    The frequency of signal sclk is thus managed by you.

    What is sclk frequency when you are doing the bit-bang operation?

    thanks

    Regards

  • Yes, it is managed by our SPI GUI in that we program the SCLK to be low for one cycle, high for one cycle, and then low again for one cycle for every bit that is to be transferred.  The vectors that are created to make a complete SPI access are loaded into the FIFO in the USB chip and the SCLK rate will be 1/3 the rate at which the vectors are removed from the FIFO and presented on the general purpose IO pins.  I do not know the rate at which the device presents the vectors on the IO pins, and i do not immediately see that answer in the documents at the FTDI web site for the FT245 device. 

     

    Regards,

    Richard P.