This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE7950EVM:LMK04828 connection change

Part Number: AFE7950EVM
Other Parts Discussed in Thread: LMK04828, AFE7950

Found in ZCU102_AFE79xx_64b66b_12Gbps reference designBased on TI_IP_12Gbps_8Lane_ConfigLmk.py

I am trying to change the settings of LMK04828, FPGA, and ADC to AFE7950_EVM.

What I want to doPLL the 80MHz VCXO from the 10MHz reference and create 1280MHz from 80MHz with the VCO

inside the PLL.Divide it to create 128MHz and 256MHz as shown in the LMK04828 connection change list.

I want to output.

There is no place in any of the scripts where DCLK*/SDCLK* is specifically changed.Do I need to modify the library?

Please teach me.

  • Hi Suematsu,

    I'm sorry for the delay.

    The AFE79xxEVM has a 122.88MHz VCXO by default. Are you planning to update the VCXO on the EVM to 80MHz part and test this mode? 

    The AFE79xx EVM software cannot be used to modify LMK configuration for different output ports for your custom board. You have to use LMK04828 EVM software, TICS Pro for this. 

    Also note that, 1280MHz is not within the frequency range of LMK VCO. You can use double of this. i.e. 2560MHz instead. 

    Regards,

    Vijay