• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 46 subscribers
  • Views 327 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS61B23: ADC mode switching parallel to serial on the fly

Zlatko Pikal
Prodigy 40 points
Part Number: ADS61B23


High,

Can switching from parallel to serial SPI mode be done on the fly?

What I mean by that is can we boot with RST pin HIGH and latter change RST to LOW and perform SPI configuration.

I have notice that on an Evaluation board there is a Jumper that sets RST pin HIGH (parallel mode) or LOW (serial mode).

Can modes be changed on the fly or the ADC has to boot into specific mode only and never changed again?

Thank you.

Zlatko Pikal

  • 0
    TI__Guru* 79985 points

    Hi
    Please advise the reasoning for this mode. The two modes has different default settings and it is best to double check the settings that you need in one mode can switch successfully to another (while the other has not been configured). This is not a typical use case

  • 0 in reply to Kang Hsia
    Prodigy 40 points

    Sure. But before I do that maybe you can help me with two timing parameters that I can not find in the data sheet.

    1.) Page 14 : RESET TIMING TABLE

    PARAMETER t2 : Reset pulse width only lists minimum of 10ns

    What is the maximum Reset pulse width  before ADC changes to parallel mode?

    2.)  Page 13 : Figure 5  Serial Interface Timing diagram

    Diagram only shows one register write.

    After SEN goes high in the end of SPI write cycle what is a minimum time than SEN has to stay high before it can go low again.

    Think about Figure 5 eight times in the raw.

    Basically if we want to program 8 registers in the raw what is the minimum delay time between different registers writes (SPI frames)?