• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 178 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC3563: GND connection method of ADC3563

ttd
Mastermind 8120 points
Part Number: ADC3563

Dear Technical Support Team,

"Figure 9-10. Layout example: top layer of ADC356x/368x EVM".
In "Figure 9-10. Layout example: top layer of ADC356x/368x EVM", PIN14 and PIN37 are connected directly at the TOP layer, and other GNDs (IOGND, etc.) seem to be via VIA.

Can you tell me the reason for the above?

Is it NG to be connected at TOP?
Or is it possible to connect all of them via VIA to Layer2 GND?

Best Regards,

ttd

  • 0
    TI__Expert 4330 points

    Hello,

    Based on the picture you have shown there was not room for vias near those two pins.  Pins 15 and 36 are power pins.  The thermal/gnd pad has multiple gnd vias in it make a good low inductance path to ground so the pins are connected to it.

    Regards,

    Geoff