• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 46 subscribers
  • Views 141 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC34RF52: FIR filter details

Hidemi Matsumura
Prodigy 30 points
Part Number: ADC34RF52

In the data sheet 7.3.5(ADC34RF52)  it is stated that the output of the decimation filters are 16-bit resolution.

How many bits are used between the filters and how are bits removed, dropped, rounded, truncated or saturated?

  • 0
    TI__Mastermind 20035 points

    Hi Hidemi,

    Please allow me a few days to get back with you.

    Thanks, Chase

  • 0 in reply to Chase W
    TI__Mastermind 20035 points

    Hi Hidemi,

    The DDC output is 20 bits. There is a truncation operation within JESD block to reduce to 16 bits. Depending on the JESD operating mode, it could truncate to 16 bit or send all bits. In the event of high decimation modes with large process gain (such as 64 or 128), it is advisable to use 20-bit output mode. In cases where decimation is 4,8,16, or 32, the 16-bit output is recommended as the 20 bit output mode has extra overhead but does not improve performance.

    Thanks, Chase