• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 46 subscribers
  • Views 212 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS7038-Q1: logic of SDO returning data sequence with OSR enabling in auto-Sequence Mode

Johnny Chen
Expert 4210 points
Part Number: ADS7038-Q1

Hi Champ,

I am asking for my customer.

They are enabling OSR (64-sampling) in auto-Sequence Mode, and want to clarify the logic of SDO returning data sequence. 

From the result, it seems that the SDO will return the same data (0x0d57, 0x0d57,0x0d57, 0x0d57) in consecutive times with 64-sampling. The order of return data from SDOs appears to be different when different samples numbers are set.

Would the expert kindly clarify the logic of SDO returning data sequence with OSR in different values in auto-Sequence Mode ? It would be appreciated if you could show me few examples with different OSR values.

Thanks and regards,

Johnny

  • 0
    TI__Guru**** 175111 points

    Hi Johnny,

    I'm afraid that you will need to provide some additional detail.  What do you mean by 'the order of return data from SDOs appears to be different'?  The only difference between the different OSR levels is the time it takes to complete the conversion sequence.  Please see section 8.3.7 and table 8-2.

  • 0 in reply to Tom Hendrick
    TI__Expert 4210 points

    Hi Tom,

    Just want to clarify different OSR levels corresponding to the conversion sequence.

    Could you kindly show me different OSR values (2/4/8) in auto-Sequence Mode, the returning data sequence would be ?

    Thanks and regards,

    Johnny

  • 0 in reply to Johnny Chen
    TI__Guru**** 175111 points

    Hi Johnny,

    Perhaps we need to take this off-line.  Auto-sequence follows the selected channels.  OSR just averages multiple conversion results.  The high and low thresholds set a point at which the ADC will alert the processor if anything goes outside the configured limits.  Exactly how do you have the device configured and what register was being read to provide the 0x0d57 result you showed previously?