This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC8501: Behavior when 23-bit data is input to the DAC8501E

Part Number: DAC8501

Tool/software:

DAC8501E_23bitDataIn.pdf

Hello Jones

 

Thank you for your reply.

 

I'll attach the waveform I got.

I hope this helps in some way.

 

Best regards,

  • Hi Shirai-san, 

    Thanks for sharing these additional details. 

    Can you measure the output of the DAC output directly during the unintended output shift? What is the value of VREF in your schematic?

    In the first waveform, it looks like the op amp output returns to 0V. Did you send another DAC code during this time? Or the output changed on its own? 

    Between waveforms 1 and 2, the scale of channel 4 is set to 5V/div, but the output of waveform 1 looks much higher than waveform 2. Is each set of CS low to CS high incrementing the output and then at the end, decrementing the output? 

    How long is the high time between each of your SCLK pulses? About 75us?

    Best,

    Katlynne Jones