Tool/software:
Dear all,
According to Datasheet section 7.8 Reset Timing Requirement, tDR after reset will consist of 1/fData (big portion) and 1/fClk (small portion).
I assume that the calculation for tDR after reset takes the default register setting into account, which is using SINC+FIR filter and data rate of 8000SPS
In our design, we want to use SINC filter only and a data rate of 8000SPS, this is done by configuring register CONFIG0 right after reset is triggered.
My question is, does the change of CONFIG0 shorten the tDR after reset? (My assumption is, just like the calculation of tDR after sync pulse, if only SINC filter is used, the tDR after reset will be calculated with 1/fClk portion, no 1/fData portion)
BR, Hang