• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 125 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TSW14J57EVM: TSW14J56EVM replacement

John Kelvin
Prodigy 10 points
Part Number: TSW14J57EVM
Other Parts Discussed in Thread: DAC39J84EVM, DAC38RF82EVM, TSW14J59EVM, TI-JESD204-IP

Tool/software:

Hello,

I’m currently working with the DAC39J84EVM and DAC38RF82EVM evaluation boards and noticed that the TSW14J56EVM, which was previously used for interfacing, is now obsolete.

Could you please advise which currently supported evaluation or FPGA capture/playback board can be used instead of the TSW14J56EVM to control these DAC EVMs?
Also, I’d appreciate it if you could point me to where I can find the latest FPGA projects or firmware (e.g., HSDC Pro or Vivado designs) for these boards.

Thanks in advance for your help!

  • 0
    TI__Mastermind 23760 points

    Hi John,

    We are pushing older TSW14J56/7 fpga cards to the TSW14J59EVM. Firmware for the J59 would be developed through TI-JESD204-IP request for the specific DAC mode and class of AMD FPGA.

    Thanks, Chase

  • 0 in reply to Chase W
    Prodigy 10 points

    Hi Chase,

    Will the TSW14J59EVM be fully compatible with the DAC39J84EVM and DAC38RF82EVM for use with HSDC Pro? Are there any known limitations or issues with using the TSW14J59EVM to control these DAC evaluation modules?

    Thanks in advance for your clarification!

  • 0 in reply to John Kelvin
    TI__Mastermind 23760 points

    The J59 will not work with HSDC Pro. you have to submit IP request and use vivado for control. Hardware wise there may not be 1:1 connections over the FMC connector since J59 does not route all HPIO signals to FPGA banks, but it is best to confirm on schematic. If not, you may have to get creative with how to pass SYNCb in the event you wanted to do cmos syncb or some other case which isn't inherentely supported due to lacking IO pins. Worst case is to use SPI SYNC or SIF SYNC for jesd link during evaluation.

    Thanks