• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 46 subscribers
  • Views 433 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ads5282 in FPGA 3A DSP 3400 Development Platform

lefteris fysikopoulos
Intellectual 320 points
Other Parts Discussed in Thread: ADS5282EVM

Hi,

I want to clock data from ADS5282EVM to FPGA 3a DSP 3400 via FMC interface.

At this time i am using a DCM to produce two clocks (CLK0, CLK180), in order to clock the IDDR2 cell.

When i observe signals in Chipscope the LCLK that is fed to the DCM as an input has not the expected frequency depending on the frequency generator used to clock the ADS5282EVM. However the ADCLK has the expected frequency.

What maybe happening there?

Is the method with the DCM correct?

Can you advise me the appropriate method that i should use with this carrier board?

Regards,

Lefteris