• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 47 subscribers
  • Views 127 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC3663: Interfacing LVDS to Artix-7 FPGA Family

Uday Kumar Urimi
Prodigy 140 points

Part Number: ADC3663
Other Parts Discussed in Thread: TSWDC155EVM

Hi TI Support,

We are designing our hardware to interface ADC3663.

In this I am taking ADC3663 and TSWDC155EVM as references.

TSWDC155EVM, the LVDS lines are from a bank with VCCO25. Here I presume, IO standard used is LVDS25.

But as per FPGA IO spec, for BLVDS25 stadard VICM is 1.2V.

image.png

As per ADC3663, as per below table from DS, VCM is 1V

image.png

 

Can you please clarify this difference?